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Abstract 
Based 0n 0.18μm CMOS technology, this theory is applied to research and design a 2-Gigasample/s 8-bit flash ADC, 
which works under a single 1.8 V power supply. The structure and gain of the pre-amplifier are optimized, and the 
ultra-high-speed voltage comparator is realized. Resistive averaging is used to improve the circuit's DNL and INL, 
and high-speed Fat Tree coding is also used for high speed and low power. Simulation results show that the sampling 
rate is up to 2.5Gsps, DNL is 0.1LSB, INL is 0.6LSB, ENOB is 7.23, and power consumption is only 640mW.  
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1. Instruction 
In recent years, analog-to-digital converter (ADC) has become a basic and indispensable building 
block for most electronics systems. Among all kinds of ADCs, flash ADC features low to medium 
resolution and very high sampling speed (sampling rate over Gsps in CMOS) has found widely spread 
applications in UWB systems, disk drivers and optical communications, etc [1]. Flash ADC has become a 
main research topic because of its superior high-speed performance. But flsah ADC design is frequently 
used in CMOS technology which has a relatively large problem of threshold voltage offset. The resistive 
averaging techneque is used to resolve it. In order to improve the sampling speed, accuracy and decrease 
the power consumption, the structure and gain of the pre-amplifier are optimized. And an ultra high-speed 
comparator is realized by using three amplifer cascade and parallel latch comparator. Ultimately, based on 
TSMC 0.18um CMOS technology, an 8-bit flash ADC with ultra-high-speed sampling rate of 2 GHz has 
been designed. 
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2. Architecture of the ADC 
The overall block diagram of the proposed flash ADC is shown in Fig. 1. The diferrence between the 
input voltage signal and the reference voltage generated by reference voltage network is amplified by 
three amplifer cascade, and then connected to the ultra-high-speed parallel latch comparator. At last, the 
one-hot codes at the output of the comparators are encoded by the Fat Tree coding [2]. The outputs of 
comparators and Fat Tree coding are connected with TSPCR (True Single-Phase Clocked Register). 
 
 
Fig. 1. Block diagram of this ADC 
3. Resistive averaging technique 
Resistive averaging technique is often used in flash ADC, which can reduce the random offset of the 
pre-amplifiers and improve the linearity of the ADC. This technology was first developed by Kattmann 
and Barrow in 1991[3]. The outputs of the pre-amplifiers are connected to each other via averaging 
resistors, and the reduction of the random offset voltage error is a function of the averaging resistor, with 
value R2 and the output inpedance, value R1, of the pre-amplifier. 
In order to facilitate analysis of the effect to linearity (INL and DNL) of applying resistive averaging 
technique, it’s usefull to replace the pre-amplifier with a controlled voltage source whose output 
resistence is R1[4]. The voltage source is composed of three parts: the reference voltage, input voltage and 
output offset voltage of the pre-amplifier. Therefore, ignoring the nonlinearity of the amplifier, the 
superposition principle can be used to analyze the simplified linear circuit. If the impact of reference 
voltage and input voltage are not taken into consideration, the resistive averaging network can be 
simplified as shown in Fig. 2. The infinite resistor network consists of the output offset voltage, the output 
impedance R1 of the pre-amplifier and the averaging resistance R2. In Fig. 2, the infinite resistor string of 
R1 and R2 can be replaced by a resistor XR with the value 
2 1 ||X XR R R R= + 22 2 1 2
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For each node voltage 
in
V  of output node in , if its corresponding output offset voltage iV  and 
neighboring node voltage 
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Fig. 2. Equivalent circuit for offset reduction 
Assume that each input point exists output offset voltage iV , and all these offset voltages have effect on 
the node voltage
in
V . Then the voltage 
in
V at output node in can be obtained by the superposition 
principle 
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Now we can assume that all voltage sources have an uncorrelated variance of 2 0Vσ , then the variance 
of output node in  equals 
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So, the relationship between the integral nonlinearity (INL), caused by the output offsets of the pre-
amplifiers, and R1 together with R2 is  
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With a similar derivation, the relationship between the differential nonlinearity (DNL) and R1 together 
with R2 can be also obtained 
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Using the resistive averaging technique, the offset voltage at the output node decreases, in other words,  
the integral nonlinearity (INL) is reduced, and the difference between the output node voltages decreases 
too, namely the differential nonlinearity (DNL) is reduced. Comparing Fig. 3(a) and Fig. 3(b), we can get 
two points. First point, the smaller the ratio of R2 to R1, the more improvement in the linearity. Second 
point, as the ration of R2 to R1 decreases, the DNL slows faster than the INL. 
 
    
Fig. 3. (a) Relationship between INL and R2/R1; (b) Relationship between DNL and R2/R1 
4. KEY CIRCUITS DESCRIPTIONS 
4.1. Pre-amplifier 
In order to improve the speed of the comparator and reduce the offset error caused by comparator, pre-
amplifiers could be used. The difference between the two inputs of the latch comparator would get bigger 
after the input signal amplified throuth the pre-amplifier. So, the lactch comparator can compare faster. 
The design has used thee low-gain, high bandwidth amplifier shown in Fig. 4 cascaded, and the total delay 
can be minimized with high gain and appropriate bandwidth [5]. 
 
       
Fig. 4. Pre-amplifier;   Fig. 5. Parallel latch comparator 
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4.2. Parallel latch comparator 
The parallel latch comparator is often used in high-speed comparator because of its advantages in 
speed. The schemtic of parallel latch comparator is shown in Fig. 5, which mainly consists of a 
differential pair M1-M2, two latches M5-M6 and M7-M8 constituting a positive feedback respectively. 
The speed of the comparator depends on the recovery speed between nodes x and y and the regeneration 
speed decided by M5~M8. The recovery time contant covre eryτ and the regeneration time contant 
regenerationτ are [6]： 
cov ,92re ery on totR Cτ ≈  ；
56 78
tot
regeneration
m
C
g g
τ ≈ +                                                                               (7) 
Among (7), totC is the total parasitic capacitance at node x or y, and ,9onR is the impedence of M9 
when it’s on. In order to reduce covre eryτ , the width of M9 can be increased to low down ,9onR . 56mg is the 
transconductance of M5-M6, while 78mg is the transconductance of M7-M8. As broadening the width of 
M5-M8 to increase 56mg and 78mg will lead to bigger totC in the same proportion, regenerationτ can be seen 
as a constant when using a fix process [7]. 
4.3. Fat Tree coding 
The encoder changes the thermometer code generated by comparators into binary code which is easier 
to understand, and there are mainly three popular encoders for flash ADC. They are ROM/PLA, Fat Tree, 
and Wallace Tree. This design uses the Fat Tree encoder which is the fastest. First, change the 
thermometer code into one-hot code through XOR gates, and then, change the one-hot code into binary 
code through Fat Tree encoder. 
5. Experimental results 
Using simulation softwares Cadence Spectre and Hspice, Fig.6 is the simuliation result under conditons 
of that input sigal is ramp from 0.85V to 1.35V and the ADC sampling clock is set to 2 GHz. After 
simulation, the result data would be dealt with a Matlab program which plays a role of ideal 8-bit DAC. 
After analysis, the designed flash ADC has no error code in the whole range of 0 to 255. The DNL is         
-0.1~0.1, and the INL is -0.6~0.6, as shown in Fig. 8. The FFT spectrum at input frequency of 
97.65625MHz and sampling frequency of 1 GHz is shown as Fig. 7, and the SINAD is 45.88dB, THD is 
54.3256dB, SFDR is 55.2255dB, ENOB is 7.2306.  
6. Conclusion 
This paper describes an ultra-high-speed flash ADC based on 0.18μm TSMC CMOS 1P6M process. 
High speed comparator has been realized by using a structure of three pre-amplifier cascade and parallel 
latch comparator. The resistive averaging technique reduces the DNL and INL. In addition, the use of Fat 
tree decoding has improved the encoding speed, and decreased the power consumption. Eventually, the 
ADC has a sampling rate of 2Gsps, 8bit accuracy, and good linearity, while consuming only 640mW. 
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Fig. 6.Simulation at a ramp signal at 2Gsample/s;                                 Fig 7. FFT Analysis at fin=97.65625 MHz 
       
Fig. 8 (a) DNL at 2Gsample/s; (b) INL at 2Gsample/s 
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